

Electronic Information Disclosure Statement

METHOD FOR TESTING EMBEDDED DRAM ARRAYS

jc474 U.S. PTO
10/065694
11/11/02

Application:

Confirmation:

Applicant(s): Laura Chadwick

Docket Number: BUR920010195












Group Art Unit:

Examiner:


search string: (6252806 or 6182257 or 6064620 or 6034900 or 5961653 or 5761213 or 5689466 or 5471482).pn.

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Citation No.	Patent Number	Date	Bar Code	Patentee	Class	Subclass
	P01	6252806	2001-06-26		Ellis et al.	365	189.09
	P02	6182257	2001-01-30		Gillingham	714	733
	P03	6064620	2000-05-16		Mobley	365	230.03
	P04	6034900	2000-03-07		Shirley et al.	365	190
	P05	5961653	1999-10-05		Kalter et al.	714	7
	P06	5761213	1998-06-02		Adams et al.	371	22.5
	P07	5689466	1997-11-18		Qureshi	365	201
	P08	5471482	1995-11-28		Byers et al.	371	21.2

Signature

Examiner Name	Date
	9/1/2005

(Use several sheets if necessary)

BUR920010195US1

10/065,694

Chadwick et al.

11/11/02

Group Art Unit

[illegible]

~~RECEIVED~~

DEC 19 2002

Technology Center 2100

[illegible]

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.